subthreshold

All-MOSFET subthreshold voltage reference in 180 nm CMOS — design, characterisation, and reliability analysis

Design and simulation of an ultra-low power 8-input Domino OR gate operating in the sub-threshold region using Cadence Virtuoso (GPDK 180nm), with power, delay, and switching threshold analysis.