This work presents the RTL design from our paper published in the journal TCSVT: 'Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for AVS3 Video Coding.'
-
Updated
Jul 13, 2024 - SystemVerilog
This work presents the RTL design from our paper published in the journal TCSVT: 'Parallelized RDOQ Algorithm and Fully Pipelined Hardware Architecture for AVS3 Video Coding.'
To associate your repository with the rdoq topic, visit your repo's landing page and select "manage topics."