This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
-
Updated
Apr 13, 2026 - C++
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
To associate your repository with the plugin-hdl topic, visit your repo's landing page and select "manage topics."