Skip to content

Implement instruction: ADDQ #7

Description

@tjhancocks

Feature Request
An implementation for the ADDQ instruction needs to be added to the emulation layer. Below is a brief description of the ADDQ instruction taken from the M68000 Programmers Reference Manual.

Adds an immediate value of one to eight to the operand at the destination location. The size of the operation may be specified as byte, word, or long. Word and long operations are also allowed on the address registers. When adding to address registers, the condition codes are not altered, and the entire destination address register is used regardless of the operation size.

Describe the solution you'd like
The solution should match the existing conventions and patterns used by other implemented instructions. At the time of reporting this only includes the ABCD instruction.

Describe alternatives you've considered
N/a

Additional context
N/a

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    enhancementNew feature or request

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions