Skip to content
View RMolaei's full-sized avatar

Organizations

@NasimHamrahIndustries

Block or report RMolaei

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fifo_generator fifo_generator Public

    This Repository was created and aimed to study FIFO vs FWFT.

    Verilog 1

  2. CurriculumVitaeRepository CurriculumVitaeRepository Public

    In this repository a LaTeX template will be developed in order to write English and Persian CV and Resume.

    TeX 1

  3. HDL_Source_Revision_Controlled_Git HDL_Source_Revision_Controlled_Git Public

    An optimised template for HDL projects. This framework provides a consistent directory structure, helping organise hardware designs effectively.

    Tcl 1

  4. Core_Source_Revision_Controlled_Git Core_Source_Revision_Controlled_Git Public

    An optimised project template for hardware cores, providing a consistent directory structure to help organise and manage core designs effectively.

    Tcl 1

  5. Real_to_IQ Real_to_IQ Public

    We try to generate a In Phase and Quadrature discrete signal from a real discrete stream signal and down sample it.

    VHDL

  6. fpga fpga Public

    Forked from EttusResearch/fpga

    The USRP™ Hardware Driver FPGA Repository

    Verilog