- Tehran, IRAN
Popular repositories Loading
-
fifo_generator
fifo_generator PublicThis Repository was created and aimed to study FIFO vs FWFT.
Verilog 1
-
CurriculumVitaeRepository
CurriculumVitaeRepository PublicIn this repository a LaTeX template will be developed in order to write English and Persian CV and Resume.
TeX 1
-
HDL_Source_Revision_Controlled_Git
HDL_Source_Revision_Controlled_Git PublicAn optimised template for HDL projects. This framework provides a consistent directory structure, helping organise hardware designs effectively.
Tcl 1
-
Core_Source_Revision_Controlled_Git
Core_Source_Revision_Controlled_Git PublicAn optimised project template for hardware cores, providing a consistent directory structure to help organise and manage core designs effectively.
Tcl 1
-
Real_to_IQ
Real_to_IQ PublicWe try to generate a In Phase and Quadrature discrete signal from a real discrete stream signal and down sample it.
VHDL
-
If the problem persists, check the GitHub status page or contact support.
